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Abstract
Erdo˝s et al. (Canad. J. Math. 18 (1966) 106–112) conjecture that there exists a constant dce such
that every simple graph on n vertices can be decomposed into at most dcen circuits and edges. We
consider toroidal graphs, where the graphs can be embedded on the torus, and give a polynomial time
algorithm to decompose the edge set of an even toroidal graph on n vertices into at most (n + 3)/2
circuits. As a corollary, we get a polynomial time algorithm to decompose the edge set of a toroidal
graph (not necessarily even) on n vertices into at most 3(n− 1)/2 circuits and edges. This settles the
conjecture for toroidal graphs.
© 2005 Elsevier B.V. All rights reserved.
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1. Introduction
In [1], Erdo˝s et al. conjecture that there exists a constant dce such that every simple
graph on n vertices can be decomposed into at most dcen circuits and edges, where a
circuit is a path v1v2 . . . vm such that v1 = vm and vi = vj for any distinct i and j in
{1, 2, . . . , m − 1}. Obviously, dce1 if such a constant exists since a tree on n vertices
has exactly n − 1 edges. It is known that for each graph G, there exists a forest F of G
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such that G\E(F) is an even graph (an even graph is a graph that has no vertices of odd
degree; usually a connected even graph is called an Eulerian graph), and each even graph
can be decomposed into circuits. Therefore, one approach to ﬁnding dce is to ﬁnd a constant
dc such that each even graph on n vertices can be decomposed into at most dcn circuits.
In the early 1960s, Hajós conjecture that dc 12 , i.e., every simple Eulerian graph on n
vertices can be decomposed into at most n/2 circuits. If Hajós’ conjecture is valid, then it
is best possible because each complete graph on 2l + 1 vertices can be decomposed into
l Hamilton circuits. Of course, the validity of Hajós’ conjecture indicates that dce 32 . In
the past three decades, much progress on Hajós’ conjecture has been achieved. Now we
know that it is valid for several classes of graphs including graphs of maximum degree at
most four [4,6], planar graphs [8] and projective graphs [3]. These results indicate that the
edge sets of these graphs on n vertices can be decomposed into at most 3(n− 1)/2 circuits
and edges.
In this paper, we give an algorithm to decompose even toroidal graphs on n vertices into
at most (n+ 3)/2 circuits, where a toroidal graph is a graph embedable on the torus. As a
corollary we get an algorithm to decompose the edge set of a toroidal graph on n vertices
into at most 3(n− 1)/2 circuits and edges. It is known that there are rich classes of toroidal
graphs that do not belong to any class of graphs mentioned in the last paragraph. The main
ideas of our algorithm are: (1) remove a forest from the given toroidal graph to obtain an
even graph, and (2) recursively remove edges of circuits from the obtained even graph such
that each time a circuit is removed the number of vertices decreases by at least two until
there is no circuit.
Graphs considered in this paper are ﬁnite and simple. Let G be a graph. The sets of
vertices and edges of G are denoted by V (G) and E(G), respectively. We use m and n
to represent the numbers of edges and vertices in G, respectively. The edge with ends
u and v is denoted by uv. If uv ∈ E(G), we say that v is a neighbor of u and uv is
an edge incident with u. Let NG(u) denote the set of the neighbors of u in G. We use
dG(u)=|NG(u)| to denote the degree of vertex u in G. Let (G)=min{dG(u)|u ∈ V (G)},
and (G)=max{dG(u)|u ∈ V (G)}. A k-vertex is a vertex of degree k, and a mini-vertex is
a vertex of degree less than 5. Let S be a subset of V (G). We useG[S] andG− S to denote
the subgraphs ofG induced by S and V (G)\S, respectively. S is a k-cut if |S|=k andG−S
has more components than G. A 1-cut is also called a cut vertex. A 2-connected graph is
a graph without a 1-cut. A connected graph is separable if it is not 2-connected. For a set
F of edges in G, G\F denotes the graph obtained from G by removing all the edges of F.
For a set of edges F such that F ∩E(G)=∅,G∪ F denotes the graph with vertices V (G)
and edges E(G)∪F . When F has only one edge, say e, we writeG+ e instead ofG∪ {e}.
Given a graph G and two subgraphs G1 and G2, we use G1 ⊕G2 to denote the symmetric
difference betweenG1 andG2, that is a subgraph ofGwith V (G1⊕G2)=V (G1)∪V (G2)
andE(G1 ⊕G2)= (E(G1) ∪ E(G2))\(E(G1) ∩ E(G2)).
Let M be a closed surface (i.e., a compact 2-manifold without boundary). A graph G
is embedable on M if G can be drawn on M in such a way that the edges of G in-
tersect only at their ends. Clearly, for any given closed surface M, if G is embedable
on M, then each subgraph of G is also embedable on M. A planar graph is a graph
that is embedable on the sphere and a toroidal graph is a graph that is embedable on
the torus.
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2. Algorithms and lemmas
Let G be a graph on n vertices that has a 1-vertex u, and letG′ =G− u. If we can show
thatG′ can be decomposed into at most 3(n− 2)/2= 3(|V (G′)| − 1)/2 circuits and edges,
then G can be decomposed into at most 3(n − 2)/2 + 1< 3(n − 1)/2 circuits and edges.
So, in this section, we only consider graphs of minimum degree at least 2.
Given a graph G with (G)2, Algorithm 1 ﬁnds a set of edges, F, of size at most n− 3
such thatG\F is an even graph. It works for any connected graph with (G)2 exceptK4.
Algorithm 1
Input: A connected non-Eulerian graph G (G = K4) on n vertices with (G)2.
Output: A set F of edges.
Step 0: ﬁnd a spanning tree T of G.
Step 1: ﬁx an odd degree vertex, say, u in G; for each odd degree vertex v in G, ﬁnd the
path Pv in T from u to v; set F :=⊕{v∈V (G),dG(v) is odd}Pv .
Step 2:
Case 1: |F |n− 3: stop.
Case 2: |F | = n − 1: choose an edge e ∈ E(G)\F , ﬁnd the circuit C in F ∪ {e}, set
F := F ⊕ C and goto Step 2.
Case 3: |F | = n − 2 and there is an edge e ∈ E(G)\F such that F ∪ {e} has a circuit:
ﬁnd the circuit C in F ∪ {e} and set F := F ⊕ C.
Case 4: |F |=n−2 and for any edge e ∈ E(G)\F , F ∪{e} has no circuits: Fmust induce
a forest with exactly two components, say, T1 and T2. Choose two non-adjacent leaves in
T1, say u1 and u2, and two distinct vertices in T2, say v1 and v2, such that {u1v1, u2v2} ⊂
E(G)(such a choice is always possible, see the proof of Lemma 1), ﬁnd the circuit C in
F ∪ {u1v1, u2v2} and set F := F ⊕ C.
Lemma 1. Let G = K4 be a connected non-Eulerian graph with (G)2. Then a set F
of edges can be found in O(n2) time such that |F |n− 3 and G\F is an even graph.
Proof. Let F be the set of edges obtained in Algorithm 1.G(F) denotes the graph induced
by F. One can see that G(F) is in fact a forest.
It is easy to see that in G\F , every vertex has even degree. Thus, G\F is even.
Now we prove |F |n− 3. Let e be an edge inG\F . If F ∪ {e} has a circuit C, then it is
easy to see that G(F)⊕ C is a forest with fewer edges than G(F) and G\(F ⊕ E(C)) is
still an even graph. Therefore, if |F | = n− 1, then G itself is a tree, a contradiction to the
choice of G.
If |F | = n− 2, then G(F) consists of two components, say, T1 and T2, each of which is
an induced subgraph on at least two vertices. Since G = K4, we can assume that T1 has at
least three vertices. Then there exists two non-adjacent leaves in T1, say u1 and u2. Because
(G)2 andG\F is an even graph, inG each of u1 and u2 has at least two adjacent vertices
in T2. Therefore there are two distinct vertices, say v1 and v2, as deﬁned in Step 2. This is
again a contradiction.
It takes O(m) time to ﬁnd a spanning tree T and O(n) time to ﬁnd a path joining a
pair of vertices in T. Computing F :=⊕{v∈V (G),dG(v) is odd}Pv requires O(n2) time. Each
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execution of Step 2 takes at most O(m) time and Step 2 is repeated at most twice. Thus, the
total time required is O(n2). 
By Lemma 1, to decompose a connected toroidal graph on n vertices into at most 3(n−
1)/2 circuits and edges, it sufﬁces to decompose any even toroidal graph on n vertices into
at most (n+ 3)/2 circuits. A block is a maximal subgraph that is 2-connected. Obviously,
all the vertices of a circuit must be in the same block. Thus, we ﬁrst decompose a graph
into blocks and then work on blocks.
Lemma 2 (See Gibbons [5]). There is an algorithm that produces all blocks of a graph in
O(m) time.
Clearly, at most one component of a toroidal graph is not planar. For a connected toroidal
graph, we will show that at most one block of the graph is not planar. Note that blocks share
cut sets of size 1. We prove a stronger lemma that will be used again later.
Lemma 3. Let G be a connected toroidal graph, and S a cut set of G. G1 and G2 are two
induced subgraphs of G with V (G1)∩V (G2)= S and E(G1)∪E(G2)=E(G). If |S|2,
then either G1 or G2 is planar.
Proof. Because |S|2, the vertices in S must be on the boundary of the same face of
an embedding of G in torus T. Without loss of generality, suppose that G itself is not
planar, so it contains either a subdivision of K5 or a subdivision of K3,3. Note that if a
graph is embedable in T, then so is the graph obtained by deleting edges and reducing
2-vertices. Therefore, it sufﬁces to verify thatG2 is planar whenG1 is eitherK5 orK3,3. It
follows immediately from the facts that any embedding of either K5 or K3,3 on T divides
T into faces, each of them is homomorphic to the open unit disk, and G2 is in one of
the faces. 
Suppose that an Eulerian toroidal graph G on n vertices is decomposed into blocks
G1,G2, . . . ,Gk with n1, n2, . . . , nk vertices, respectively. Then,
∑k
i=1ni = n + (k − 1).
Assume thatGi (i=1, 2, . . . , k−1) is planar. It is known that each Eulerian planar graph on
ni vertices can be decomposed into at most (ni − 1)/2 circuits. If we can show thatGk can










circuits. Similarly, if an even toroidal graph is not connected, then there is at most one
component that is not planar. With the same argument, we only have to show that the
component on ni vertices that is not planar can be decomposed into at most (ni + 3)/2
circuits.
Now we deal with 2-connected graphs. Let v be a 2-vertex of an even graph G, and u
and w the neighbors of v. If uw /∈E(G), then it is easy to see that instead of decomposing
G into circuits, it sufﬁces to decompose G − v + uw into circuits. A 2-vertex in a graph
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(not necessary even) is called reducible if its two neighbors are non-adjacent. A reducible
2-vertex is reduced if it is deleted and a new edge is added to join its neighbors. (An isolated
vertex is also called reducible, and an isolated vertex is reduced if it is deleted.)
Our decomposition strategy is to remove one circuit at a time such that the number of
vertices in the remaining graph is decreased by 2. Thus, if we can ﬁnd two mini-vertices,
say, u and v, in G and choose a circuit C containing both u and v such that in G\E(C),
both u and v are reducible vertices of degree at most 2 and u and v do not lie on a common
circuit of length 4, then we are happy to remove the circuit, and thus u and v, to get a new
even graph with two fewer vertices. We can charge the removed circuit to the two vertices
u and v. Two reducible 2-vertices are called simultaneously reducible if they do not lie
on a common circuit of length 4. Since a reducible 2-vertex and an isolated vertex can be
simultaneously removed, they are also called simultaneously reducible.
To guarantee the existence of the desired circuit (removing the circuit also removes two
vertices), we have to make sure that G contains two mini-vertices. We divide all the 4-
vertices of a graph into two families. A 4-vertex v of G is reducible if (1) G[NG(v)] is a
non-regular graph, and (2) if G[NG(v)] has exactly one edge, then G − v has the same
number of blocks as G. Otherwise v is non-reducible. Let G be a graph, u a reducible
4-vertex with NG(u)= {u1, u2, u3, u4} such that u1u2 ∈ E(G) and u3u4 /∈E(G). We say
u is reduced if uu3 and uu4 are replaced by a new edge u3u4. The following two lemmas
tell us that before decomposing an even graph into circuits, one can ﬁrst reduce all of its
reducible vertices one by one.
Lemma 4 (See Jiang [7] and Seyffarth [8]). Let G be an even graph, u a reducible vertex,
andG′ the graph obtained from G by reducing u. Then any circuit decomposition ofG′ can
be converted in O(n) time into a circuit decomposition of G without increasing the number
of circuits.
Lemma 5. Let G be a 2-connected graph, and u a reducible vertex in G. Then, we can
reduce u in O(m) time such that the resulting graph is still 2-connected.
Proof. The lemma is true if either u is a 2-vertex or G − u is 2-connected. Suppose that
NG(u) = {u1, u2, u3, u4} with u1u2 ∈ E(G) and u3u4 /∈E(G), and G − u is separable.
Since u is reducible and G − u has more blocks than G,G[NG(u)] cannot have just one
edge (otherwise, u is a non-reducible 4-vertex), i.e., there exist edges between {u1, u2} and
{u3, u4}. Let H1 =G\{uu3, uu4} + u3u4. If H1 is 2-connected, we are done. Thus we can
assume that H1 is separable.
If either {u1u3, u2u4} ⊂ E(G) or {u1u4, u2u3} ⊂ E(G), then H1[NG(u)] has a circuit
of length 4. For any two vertices x and y inH1, let C be a circuit of G containing both x and
y. Then there exists a circuit C′ in H1[(NG(u) ∪ V (C))] which contains both x and y, i.e.,
H1 must be 2-connected. So, we may assume that u1u3 ∈ E(G) and u2u4 /∈E(G).
Let x be a cut vertex ofH1. SinceG is 2-connected and {u1u2, u1u3, u3u4} ⊂ E(H1), one
can see that x ∈ NG(u), and each block of H1 must have at least two vertices in common
with NG(u). Therefore, x must be either u1 or u3. Without loss of generality, assume that
x = u1. Then H1 − u1 has two components, one contains u2, and another contains u3 and
u4. Let H2 =G\{uu2, uu4} + u2u4. Then H2[NG(u)] has a path u3u1u2u4. It is not hard
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to see that for any two vertices x and y and a circuit C of G containing both x and y, there is
a circuit in H2[NG(u) ∪ V (C)] that contains both x and y, too. That is, H2 is 2-connected.
Since it requires O(m) time to check whether H1 is 2-connected, the total time required
is O(m). 
There exists an efﬁcient algorithm that ﬁnds a circuit passing through any two ﬁxed
vertices in a 2-connected graph.
Lemma 6 (See Even [2] and Gibbons [5]). Let G be a 2-connected graph, and u and v
two vertices in G. Then a circuit containing both u and v can be found in O(m) time.
Given two mini-vertices, to ﬁnd the required circuit, we ﬁrst choose an arbitrary circuit
passing through these two ﬁxed mini-vertices, and then modify it into a required one. By
Lemmas 4 and 5, it sufﬁces to consider non-reducible mini-vertices. A non-reducible 4-
vertex v is said to be of type k, 0k3, if G[NG(v)] is a k-regular graph, and is of type-1
otherwise. Consider a 4-vertex u of type 0, or 2 or 3. For any two distinct x, y ∈ NG(u), it
is not difﬁcult to see thatG[NG(u)∪ {u}] always contains a path Pux,y (from x to u and then
to y) such that u is a reducible 2-vertex in G\E(Pux,y). Such a path is called a removable
path at u. If u is a 4-vertex of type 2 or 3, then using the removable path at u, we can easily
change any circuit containing u to a new circuit C such that u is reducible in G\E(C).
Let u and v be two non-reducible 4-vertices of G. If uv /∈E(G), both u and v are of type
3, andNG(u)∩NG(v) induces aK3 that is a 3-cut of G, then we say that u and v are a twin
pair. If two mini-vertices u and v are a twin pair in G, then G has at least 7 vertices. One
can easily check that each Eulerian graph G on 7 or fewer vertices can be decomposed into
at most (n− 1)/2 circuits. Now we consider graphs having more than 7 vertices.
Lemma 7. Let G be a 2-connected graph on more than 7 vertices, and u, v ∈ V (G) two
non-reducible mini-vertices. Then one can ﬁnd a circuit C in O(m) time such that u and v
are simultaneously reducible in G\E(C) unless u and v are a twin pair.
Proof. The case where one of u and v is a 2-vertex is much simpler, so we only prove the
result in the case dG(u)=dG(v)=4. LetNG(u)={u1, u2, u3, u4},NG(v)={v1, v2, v3, v4},
S =NG(u)∩NG(v) and s = |S|. The proof of the case where u is of type k and v is of type
l for some non-negative k and l can be found in [3] (see Lemma 2.6 of [3]). Therefore, we
consider the case where u is of type-1, i.e., G[NG(u)] has a unique edge, say u1u2.
If uv ∈ E(G), then s1. If v ∈ {u1, u2}, say v = u1, a circuit that contains uv but does
not contain u1u2 is a desired circuit. So, we suppose that v = u4 and u= v4. Then, s = 0,
and v is of type 0 or -1. We may assume that v1v3 /∈E(G) and v2v3 /∈E(G). Since G is
2-connected, there must exist a circuit, sayC0, containing both uu1 and vv1. If uv ∈ E(C0),
then C = C0 is the required circuit. If either {u1, u2} ⊂ V (C0) or {v1, v2} ⊂ V (C0), then
one can ﬁnd the required circuit C in C0 + uv. Without loss generality, we assume that
uv /∈E(C0), u2 /∈V (C0) and v2 /∈V (C0), i.e., {uu1, uu3, vv1, vv3} ⊂ E(C0). Then either
C = C0, or C = u2uvv2u2 whenever u2v2 ∈ E(G), is the required circuit.
Now, assume that uv /∈E(G). If s = 4, we assume that ui = vi, i = 1, 2, 3, 4, then
C = uu1u2vu4u is a required circuit. If s = 3 and {u1, u2} ⊂ S, we assume that u3 ∈
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S, then uu2vu3u is a required circuit. If s = 3 and |{u1, u2} ∩ S| = 1, we may assume
that S = {u2, u3, u4}, vi = ui, i = 2, 3, 4, and v1u4 /∈E(G), then uu2vu3u is a required
circuit.
The remaining case is that s2. Let A1 = {u1, u2} and A2 = {u3, u4}. If there exist two
adjacent vertices v′ and v′′ in NG(v), then set B1 = {v′, v′′}. Otherwise, B1 is a set of two
arbitrary vertices in NG(v). Let B2 = NG(v)\B1. Because G is 2-connected, G− v has at
most four end blocks (an end block is a block that contains a unique cut vertex). Thus, we
can always choose w1 ∈ B1 and w2 ∈ B2 and a circuit C0 in G\{vw1, vw2} such that C0
contains u and v. Let H be the block of G\{vw1, vw2} such that v ∈ V (H).
If V (C0) ∩ Ai = ∅ for i = 1, 2, then set C1 = C0.
Otherwise, we can assume that for each circuit C′ of H that contains u and v, V (C′) ∩
A1 = ∅. Then u must be a cut vertex of G\{vw1, vw2} and V (H) ∩ A1 = ∅. Since G is
2-connected, G− v is connected, and there must exist a path P in G\{vw1, vw2} − u that
joins a vertex x ∈ {w1, w2} to a vertex y ∈ A1. It is clear that V (P )∩ V (C0)=∅. Without
loss of generality, assume that x = w1 and y = u1. Let P ′ be the segment of C0\{u, v}
containing the vertex in B1\{w1}, and set C1 = (C0\V (P ′)) ∪ P ∪ {uu1, vw1}.
Note that in both cases, we have
|V (C1) ∩ A1| = 1. (1)
Let {v′, v′′}=V (C1)∩NG(v). In case that v is of type 2 or type 3, changeC1 to a new circuit
C by using a removable path Pv
v′,v′′ (from v′ to v and then to v′′). Otherwise, set C = C1.
Certainly, both u and v are reducible in G\E(C). If they are simultaneously reducible, we
are done. Suppose that it is not the case, i.e., u and v are not simultaneously reducible in
G\E(C); then |S\V (C)| = 2. By (1), we have that |S ∩ A1| = 1 and |S ∩ A2| = 1, say
S={u2, u3}. In this case, the two vertices inNG(v)\S have to be non-adjacent. (Otherwise,
v must be of type-1, and by the choice of B1, we have that S ∩ V (C) = ∅. This is a
contradiction to s2 and |S\V (C)| = 2.) So we can choose the required circuit C to be
uu2vu3u. 
By Lemma 7, for any pair of non-reducible mini-vertices u and v that are not a twin
pair, we can ﬁnd a circuit C such that u and v are simultaneously reducible in G\E(C).
By reducing u and v in G\E(C), we get a new even graph G′ with two fewer vertices. To
continue the decomposition process, we have to make sure that each block of G′ contains
at least two mini-vertices that are not a twin pair. If G is a planar graph, then the two mini-
vertices in G′ always exist, since the operation of reducing reducible 2-vertices preserves
planarity and each Eulerian planar graph contains at least three mini-vertices by Euler’s
formula. When G is a toroidal graph, we have the following three lemmas to deal with the
situation.
Lemma 8. Let G be a 2-connected Eulerian toroidal graph. If either G contains at most
one mini-vertex, or any two mini-vertices are a twin pair, then a circuitC1 in G and a circuit
C2 in G\E(C1) can be found in O(m) time such that
(G)\(E(C1) ∪ E(C2))6 (2)
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and
each block of G\(E(C1) ∪ E(C2)) has at least two mini-vertices. (3)




If G contains at most one mini-vertex, then by (4), 6(G)10. (G)= 10 implies that
G contains a unique vertex of degree greater than 6, and (G)= 8 implies that G contains
at most two vertices of degree greater than 6. It is easy to see that if (G)= 6, then for any
circuit C of G, each block of G\E(C) has at least two mini-vertices. So we assume that
(G)> 6.
If (G) = 8, let u and v be the two vertices of degree 8, C1 a circuit containing both u
and v, and G′ =G\E(C1); then (G′)= 6. By Lemma 3, at most one of the blocks of G′
is not a planar graph. We may assume that G′ has a unique block B that is not planar, and
choose an arbitrary circuit as C2 in B.
If (G)= 10, let u be the vertex of degree 10 in G, and C1 a circuit containing u. Since
each vertex other than u has degree at most 6, each block of G′ =G\E(C1) that does not
contain u contains at least two mini-vertices. Without loss of generality, assume that H is
a block of G′ that contains only one mini-vertex; then u ∈ V (H). Let C′ be an arbitrary
circuit inH that contains u, and letH ′ =H\E(C′). Clearly, (H ′)= 6. If each block ofH ′
satisﬁes (3), then C1 and C2 =C′ are the required circuits. Otherwise, let B be the block of
H ′ that has only onemini-vertex, sayw. Then B is not planar, u ∈ V (B),E(C′)∩E(B)=∅,
and {u,w} forms a 2-cut of H. Let B ′ =H − (V (B)\{u,w}). By Lemma 3, B ′ is a planar
graph. Let P = uw be a path joining u to w in B. If uw ∈ E(H), let P ′ = uw. Otherwise,
let P ′ be a path joining u to w in B ′. Let C2 = P1 ∪ P2. Because the block of H\E(C2)
that contains u containssome vertices of B ′ − {u,w} and B ′ is a planar graph, it is easy to
see that C1 and C2 are the required circuits.
If G has exactly h (h2) mini-vertices and any two of them are a twin pair, then these
h mini-vertices are all of type 3 and their neighbors share the same three vertices, say
x, y and z, where {x, y, z} induces a K3 that is a 3-cut of G. Hence, dG(w)2h + 2 for
w ∈ {x, y, z}. By (4), 6n∑x∈V (G)dG(x)4h+3(2h+2)+6(n−h−3)=6n+4h−12,
i.e., h3 (recall that G has n vertices). Assume h = 3 and let ui, i = 1, 2, 3, be the three
mini-vertices. Then dG(x)=dG(y)=dG(z)=8, each of the other n−6 vertices has degree
6 in G, and hence for i = 1, 2, 3, NG(ui)\{x, y, z} is a cut vertex of G, a contradiction. So,
h= 2,∑x∈V (G) and dG(x)>6(dG(x)− 6)4, i.e., 6(G)10. Using the same argument
as above, one can ﬁnd the two required circuits. 
LetT denote the set of even toroidal graphs that satisfy (2) and (3). Lemma 8 tells us that
if an Eulerian toroidal graph G has at most one mini-vertex, or any two mini-vertices are a
twin pair, then we can choose two circuits C1 and C2 such thatG\(E(C1)∪E(C2)) ∈T.
It is not difﬁcult to check that for any graph G ∈ T and an arbitrary circuit C of G,
G\E(C) ∈ T. We will now show that for any 2-connected graph G ∈ T, if G contains
two non-reducible mini-vertices, say u and v, then a circuit C can be found such that u
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and v are simultaneously reducible in G\E(C), and the graph obtained from G\E(C) by
reducing u and v is still inT.
Lemma 9. Let G ∈ T be a 2-connected graph on more than 7 vertices, and u and v be
two non-reducible mini-vertices of G. Then a circuit C can be found in O(m) time such that
u and v are simultaneously reducible in G\E(C) and each block of G\E(C) has at least
two mini-vertices other than u and v.
Proof. First we claim that u and v cannot be a twin pair. Otherwise, u and v are a twin
pair and NG(u) ∩ NG(v) forms a 3-cut of G, all of whose vertices have degree 6 in G.
Thus, either NG(u)\NG(v) or NG(v)\NG(u) is a cut vertex of G. This contradicts the 2-
connectedness of G. By Lemma 7, we can ﬁnd a circuit C0 in O(m) time such that u and v
are simultaneously reducible in G0 =G\E(C0).
Without loss of generality, we assume that G0 has a block B that has at most one mini-
vertex other than u and v. If V (B) ∩ {u, v} = ∅, then either B has two mini-vertices in
V (B) ∩ V (C0), or B has a mini-vertex in V (B) ∩ V (C0) and a mini-vertex that is a cut
vertex of G0, both contradicting the choice of B. We conclude that
V (B) ∩ {u, v} = ∅. (5)
By Lemma 3, G0 has at most one block that is not planar, so block B is the unique block
with this property.
Since each vertex in V (B) ∩ V (C0) is a mini-vertex in B, we have |V (B) ∩ V (C0)|3.
We will modify C0 into a new circuit C with the required properties in O(m) time. We
distinguish several cases.
Case 1: V (B) ∩ V (C0) has a unique vertex x. By (5), we can assume that x = u.
By the choice of B, B contains a unique cut vertex y ofG0, and {u, y} forms a 2-cut ofG.
If uy ∈ E(B), then let e = uy. Otherwise, let e ∈ E(B) be an edge incident with u. By
Lemma 7, we can ﬁnd a circuit C′0 containing v and e in O(m) time such that v is reducible
in G\E(C′0). Certainly, u is also reducible in G\E(C′0).
If u and v are simultaneously reducible in G\E(C′0), then set C1 = C′0. If it is not the
case, u and v lie on a common circuit of length 4 in G\E(C′0), and there must exist a
vertex y′ in V (B) such that vuy′yv is a circuit. Since u is reducible in G0 and y /∈V (C0),
uy /∈E(G). Let {v1, v2} = NG(v)\{u, y}, and assume that v1 ∈ V (C0). If v1v2 /∈E(G),
then set C1 = vuy′yv. Otherwise, v1v2 ∈ E(G), and the non-reducibility of v indicates
that there is no edge between {v1, v2} and {u, y}. Let P be the segment connecting u and
v1 on C0 − v, and set C1 = P ∪ {uy′yvv1}. Then u and v are simultaneously reducible in
G1 =G\E(C1).
LetH =G− (V (B)\{u, y}). By Lemma 3, H is a planar graph. Let B ′ be a block ofG1.
If {u, v} ∩ V (B ′)= ∅, we are done. If v ∈ V (B ′) and u /∈V (B ′), then B ′ is a subgraph of
H and certainly contains two mini-vertices other than u and v. Now we consider the case
when u ∈ V (B ′). Because {u, y} is a 2-cut of G, by the choice of the circuit C1, we know
that y ∈ V (B ′).
Let B ′1 =H [V (H) ∩ V (B ′)]. Then B ′1 is planar. Without loss of generality, assume that
B ′1 is Eulerian. Remember that each Eulerian planar graph has at least three mini-vertices.
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If |V (B ′1)|4, or |V (B ′1)| = 3 but v /∈V (B ′1), the circuit C = C1 is the required
circuit.
If |V (B ′1)| = 3 and v ∈ V (B ′1), then B ′1 = uvy. Let NG(v) = {u, y, v1, v2}. Assume
v1 is the vertex between u and v in C1 − y. Let P be the path joining u to v1 in C1 − y,
and P ′ the path in C1 − v joining u to y. If uv2 /∈E(G), then set C = P ∪ P ′ ∪ {v1vy}.
If uv2 ∈ E(G), then uv1 /∈E(G) and thus set C = {uv2vy} ∪ P ′. In G\E(C), u and v
are simultaneously reducible. Let B2 be the block of G\E(C) that contains u, and B ′2 be
the part of B2 contained in H. Then |V (B ′2)|4 and by Euler’s Formula, B ′2 contains at
least two mini-vertices other than u and v that are also mini-vertices of B2. Thus, C is the
required circuit.
Case 2: V (B) ∩ V (C0) has exactly two vertices x and y. If {x, y} = {u, v}, then {x, y}
forms a 2-cut ofG. Using a similar argument to that in Case 1, we can ﬁnd a required circuit.
Nowwe assume that {x, y}={u, v}. Then either {u, v} forms a 2-cut ofG, or {u, v, z} forms
a 3-cut of G for a vertex z ∈ V (B). By Lemma 3, we know that G − (V (B)\{u, v}) is
a planar graph in the former case, and it is not hard to see that G − (V (B)\{u, v, z}) is
also a planar graph in the latter case. In either case, we can ﬁnd the required circuit as
follows: (1) If uv /∈E(G), then C = P ∪ P ′ is a required circuit, where P is the shortest
path joining u to v in B and P ′ is the shorter path joining u to v on C0; (2) If uv ∈ E(G),
then |NG(u)∩NG(v)|1, and C = P + uv is a required circuit, where P is a path joining
u to v in B whenever uv ∈ E(C0), and P is the shorter path joining u to v on C0 whenever
uv /∈E(C0).
Case 3: V (B) ∩ V (C0) has three vertices x, y and z. Then {x, y, z} forms a 3-cut of G
and {u, v} ⊂ {x, y, z}. Using a similar argument to that in Case 2, one can ﬁnd a required
circuit. We leave the detailed veriﬁcation to the interested readers. 
Lemma 10. LetG ∈T, and u ∈ V (G) a non-reducible mini-vertex. Then a circuit C can
be found in O(m) time such that u is reducible in G\E(C) and each block of G\E(C) has
at least two mini-vertices other than u.
The proof is similar to that of Case 1 in Lemma 9 (in fact, it is simpler). We omit it here.
Our main algorithm is Algorithm 2 that decomposes the edge set of an even toroidal
graph on n vertices into at most (n+ 3)/2 circuits.
Algorithm 2
Input: an even toroidal graph G= (V ,E).
Output: Al2(G), a circuit decomposition of G.
Step 1: Decompose each of G’s connected components into a set of blocks and put all
the blocks in a queue Q; Flag= 0, and r(H)= 0 for each block H in Q.
Step 2: ifQ=∅ then stop else choose a blockH inQ and reduce the reduciblemini-vertices
in H until H has no reducible mini-vertices.
Step 3:
• if r(H)= 0 and H contains two mini-vertices that are not a twin pair then ﬁnd the circuit
containing the two mini-vertices as described in Lemma 7, and remove the edges in the
circuit; goto Step 4.
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• if r(H)= 0 and H contains at most one mini-vertex or any two mini-vertices are a twin
pair then ﬁnd the two circuits as described in Lemma 8, and remove all edges in the two
circuits; set Flag= 1; goto Step 4.
• ifH contains twomini-vertices then ﬁnd the circuit as described in Lemma 9, and remove
the edges in the circuit; goto Step 4.
• if H contains only one mini-vertex then ﬁnd a circuit as described in Lemma 2.9 and
remove the edges in the circuit; goto Step 4.
• if H contains no mini-vertex then ﬁnd an arbitrary circuit and remove the edges in the
circuit.
Step 4: Decompose every connected component in the remaining graph obtained from
H into blocks; set r(·)= 0 for each new planar block; for the non-planar block (there is at
most one), set r(·)= Flag; add all the new blocks into Q; goto Step 2.
By Lemma 3, at most one block of a toroidal graph is non-planar. If a toroidal graph
really has a block, say B, which contains at most one mini-vertex or any two mini-vertices
are a twin pair, then B is not a planar graph. By removing the edges of two speciﬁc circuits
in B as described in Lemma 8, the graph obtained from B is inT. So, the second case of
Step 3 is executed at most once.
Lemma 11. Let G be an even planar graph. Then, Algorithm 2 produces a circuit decom-
position of G with at most (n− 1)/2 circuits.
Proof. By Euler’s formula, each even planar graph contains at least three mini-vertices. So
we can assume that each even planar graph contains two non-reducible mini-vertices unless
the graph itself is a circuit.
Let G be an even planar graph. Before ending, the algorithm can always choose a block
B that contains two non-reducible mini-vertices, say, u and v. A circuit C is found in the
ﬁrst case of Step 3. Then both u and v are reduced, and do not appear in the later iterations;
this circuit C is charged to u and v.
When the algorithmends, each circuit is charged to two vertices and each vertex is charged
at most once. Because each circuit has length at least three, there is at least one vertex that
is not charged by any circuit. Therefore, |Al2(G)|(n− 1)/2. 
3. Main results
Now, we give our main results.
Theorem 12. The edge set of each even toroidal graph can be decomposed into at most
(n+ 3)/2 circuits in O(mn) time.
Proof. Let the even toroidal graph G be the input to Algorithm 2, where B1, B2, . . . , Bl
are the blocks of G on n1, n2, . . . , nl vertices, respectively. Then,
∑l
i=1nin + (l − 1).
By Lemma 3, at most one block of G is non-planar.
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If all l blocks are planar, then by Lemma 11, |Al2(G)|∑li=1(ni − 1)/2(n − 1)/2.
So, we assume that Bl is the unique non-planar block of G. It sufﬁces to show that
|Al2(Bl)|(nl + 3)/2.
In each iteration before the second case of Step 3 occurs, the algorithm always ﬁnds a
circuit and we charge this circuit to two vertices. When the second case of Step 3 occurs,
the edges of two circuits in Bl are removed such that the resulting graph is inT, and these
two circuits are not charged to any vertices.
Let B be a block chosen by Step 2 in an iteration after Flag= 1.
If B is planar then the algorithm ﬁnds a circuit and we charge this circuit to two vertices.
Now, assume that B is not planar. Let u and v be two mini-vertices in B that have not
been charged by any circuit; u and v always exist by Lemmas 9 and 10. If both u and v are
non-reducible, then a circuit C is found by the third case of Step 3. We charge the circuit
C to u and v. If u and v are simultaneously reducible, then u and v are reduced in Step 2
without being charged to any circuit and a circuit C is removed in the ﬁfth case of Step 3.
This circuit is charged to u and v.
The remaining cases have either both u and v reducible but not simultaneously reducible,
or u is reducible and v is non-reducible. In both cases, the reducible vertex u is reduced in
Step 2 and is not charged to any circuit. A circuit C is removed in the fourth case of Step 3,
and this circuit is charged to u and v.
By Lemmas 9 and 10, this process can be executed until each block is a circuit. Therefore,
|Al2(Bl)|(nl − 1)/2+ 2= (nl + 3)/2.
Now, consider the time complexity. In each iteration, it takesO(m) time to reduce vertices,
O(m) time to decompose a graph into a collection of its blocks by Lemma 2, and O(m) time
to ﬁnd a required circuit by Lemmas 7–10.Algorithm 2 must stop after at most n iterations.
Therefore, the total time required is at most O(mn). 
Theorem 13. The edge set of each toroidal graph canbedecomposed into atmost3(n−1)/2
circuits and edges in O(mn) time.
Proof. From the previous discussion, we only have to prove the conclusion for connected
toroidal graphs. Let H be a connected toroidal graph. As mentioned at the beginning of
Section 2, we can assume that (H)2. IfH =K4, thenE(H) consists of two independent
edges and a circuit, so the conclusion is certainly true. If H = K4, then by Lemma 1, we
can ﬁnd a subset F of edges with |F |n−3 in O(n2) time such thatH\F is an even graph,
and the conclusion immediately follows from Theorem 12. 
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